

IN THE  
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Gregory S. Snider

Confirmation No.: 7201

Application No.:

Examiner: Paul Dinh

Filing Date: 02/10/04

Group Art Unit: 2825

Title: EFFICIENT PIPELINING OF SYNTHESIZED SYNCHRONOUS CIRCUITS

Commissioner for Patents  
PO Box 1450  
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

- ☒ under 37 CFR 1.97(b), or  
(Within three months of filing national application; or date of entry of national application; or before mailing date of first office action on the merits; whichever occurs last)
- ☐ under 37 CFR 1.97 (c) together with either a:  
☐ Statement under 37 CFR 1.97(e), or  
☐ a \$180.00 fee under 37 CFR 1.17(p), or  
(After the CFR 1.97 (b) time period, but before final action or notice of allowance, whichever occurs first)
- ☐ under 37 CFR 1.97 (d) together with a:  
☐ Statement under 37 CFR 1.97(e)(1) or (2), and  
☐ a \$180.00 fee set forth in 37 CFR 1.17(p).  
(Filed after final action, a notice of allowance, on or before payment of the issue fee)

Please charge to Deposit Account **08-2025** the sum of \$0.00. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **08-2025** pursuant to 37 CFR 1.25.

☒ Applicant(s) submit herewith Form PTO 1449 - Information Disclosure Statement together with any required copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.

☐ A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individuals(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

☒ I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Alexandria, VA 22313-1450. Date of Deposit: 02/10/04

OR

☐ I hereby certify that this paper is being transmitted to the Patent and Trademark Office facsimile number \_\_\_\_\_ on \_\_\_\_\_  
Number of pages: \_\_\_\_\_

Typed Name:

Signature: 

Respectfully submitted,

Gregory S. Snider

By 

LeR y D. Maunu, Esq.

Attorney/Agent for Applicant(s)

Reg. No. 35,274

Date: 02/10/04

Telephone No.: (651) 686-6633

<b>FORM 1449*</b> <b>INFORMATION DISCLOSURE STATEMENT</b>  <b>IN AN APPLICATION</b>  (Use several sheets if necessary)	Docket Number: 100200257-2	Application Number: unassigned
	Applicant: SNIDER	
	Filing Date: 2/10/2004	Group Art Unit: Unknown

U.S. PATENT DOCUMENTS						
EXAMINER INITIAL	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
FOREIGN PATENT DOCUMENTS						
	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
						YES NO
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)						
	1991	C. Leiscrson, J. Saxe, "Retiming Synchronous Systems." <i>Algorithmica</i> , 6(J), 1991.				
	1983	C. Leiscrson, "Systolic and Semisystolic Design," IEEE International Conference on Computer Designs / VLSI in Computers, 1983.				
	Jan. 1993	H. Touati, R. Brayton, "Computing the Initial States of Retimed Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", vol. 12, no 1 January 1993.				
	1999	K. Eckl, J. Madre, P. Zepfer, C. Legal, "A Practical Approach to Multiple-Class Retiming," <i>Proceedings of the 36<sup>th</sup> AMC/IEEE Conference on Design Automation</i> , 1999				
	1996	V. Singhal, S. Malik, R. Brayton, "The Case for Retiming with Explicit Reset Circuitry," International Conference on Computer-Aided Design, 1996.				
	Nov. 1995	B. Rau, "Iterative Modulo Scheduling," HP Labs Technical Report HPL-94-115,				
	1991	M. Papaefthymiou, "Understanding Retiming through Maximum Average-Weight Cycles," Proceedings of the Third Annual ACM Symposium on Parallel Algorithms and Architectures, 1991.				
	1992	S. Kundu, L. Huisman, I. Nair, V. Iyengar, "A Small Test Generator for Large Designs," International Test Conference, 1992.				
	1983	C. Leiscrson, J. Saxe, "Optimizing Synchronous Systems," <i>Journal of VLSI and Computer Systems</i> , vol 1, no 1, 1983.				
	1994	N. Shenoy, R. Rudell, "Efficient Implementation of Retiming," 1994 IEEE/ACM International Conference on Computer-aided Design, 1994.				
	Jan. 1999	P. Pan, G. Chen, "Optimal Retiming for Initial State Computation," 12 <sup>th</sup> International Conference on VLSI Design, January 1999.				
	Oct. 1991	M. Wolfe. M. Lam, "A Loop Transformation Theory and Algorithm to Maximize Parallelism," IEEE Transactions on Parallel and Distributed Systems, vol. 2, no. 4 October 1991.				
	1989	M. J. Wolfe, "More Iteration Space Tiling," <i>Proceedings of Supercomputing 89</i> , 1989.				
	1996	S. Hassoun, C. Ebeling, "Architectural Retiming: Pipelining Latency-Constrained Circuits," 33 <sup>rd</sup> Design Automation Conference, 1996.				
	1991	D. Maydan, J. Hennessy, M. Lam, "Efficient and Exact Data Dependence Analysis," Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, 1991.				
	Sept. 1996	S. Mahlke, "Exploiting Instruction-level Parallelism in the Presence of Conditional Branches," Ph.D. Dissertation, University of Illinois, Sept. 1996.				
	Dec. 1970	J. Tiernan, "An Efficient Search Algorithm to Find the Elementary Circuits of a Graph," <i>Communication of the ACM</i> , vol. 13 no. 12, December 1970.				

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.	

<b>FORM 1449*</b> <b>INFORMATION DISCLOSURE STATEMENT</b>  <b>IN AN APPLICATION</b>  (Use several sheets if necessary)	Docket Number: 100200257-2	Application Number: unassigned
	Applicant: SNIDER	
	Filing Date: 2/10/2004	Group Art Unit: Unknown

	Sept. 2000	T. Callahan, J. Warwzynek. "Adapting Software Pipelining for Reconfigurable Computing," Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, 2000.
	March 2000	M. Gokhale, J. Stone, E. Gomersall, "Co-synthesis to a Hybrid RISC/FPGA Architecture," Journal of VLSI Signal Processing Systems for Signal Image and Video Technology, vol. 24, no 2, March 2000.
	2000	R. Schreiber, S. Aditya, B. Rau, V. Kathail, S. Mahike, S. Abraham, G. Snider "High-Level Synthesis of Nonprogrammable Hardware Accelerators," HP Labs Technical Report HPL-2000-31, 2000.
	1998	V. Srinivasan, R. Vemur, "A Retiming Base Relaxation Heuristic for Resource-Constrained Loop Pipelining," Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998.
	Jan. 1998	P. Calland, A. Dart, Y. Robert, "Circuit Retiming Applied to Decomposed Software Pipelining," IEEE Transactions on parallel and Distributed Systems, vol. 9, no. 1, January 1998.
	Feb. 2001	M. Weinhardt, W. Luk, "Pipeline Vectorization," IEEE Transactions on Computer-Aided Designs of Integrated Circuits and Systems, vol. 20, no. 2, February 2001.
	1999	T. O'Neil, S. Tongsima, E. Sha, "Optimal Scheduling of Data Flow Graphs Using Extended Retiming," Proceedings of the ISCA 12 <sup>th</sup> International Conference on Parallel and Distributed Computing Systems, 1999.
	1996	J. Monteiro, S. Devadas, P. Ashar, A. Mauskar, "Scheduling Techniques to Enable Power Management," 33 <sup>rd</sup> Design Automation Conference, 1996.
	2001	H. Yun, J. Kim "Power-Aware Modulo Scheduling for High-Performance VLIW Processors," International Symposium on Low Power Electronics and Design, 2001.
	1995	E. Musoll, J. Cortadella "Scheduling and Resource Binding for Low Power," Proceedings of the International Symposium on System Synthesis, 1995.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.	